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I. INTRODUCTION
GaN based high electron mobility transistors (HEMTs) are excellent devices for application in power electronics. To realize high-efficiency and high-power inverters, low-onresistance, high drain current and high breakdown voltage devices are needed. AlGaN/GaN high electron mobility transistors are very promising for realizing such efficient electron devices [1] . High-power devices should be operated in the normally off mode to realize a fail-safe system. However, most of the AlGaN/GaN HEMTs are operated in the normally on mode. Normally off p-type gate GaN HEMTs are promising for the realization of high power and low-loss switching devices because the leakage drain current is very low at zero gate-source bias [2] . To realize fail-safe operation, the threshold voltage of normally-off mode transistors should be higher than +2 V to prevent an incorrect action. Normallyoff HEMTs based on metal-insulator-semiconductor (MIS) gate structure with full recess AlGaN have been already reported by several groups [3] - [8] . There is low gate leakage, threshold voltage higher than one volt. But the main drawbacks of this approach are the threshold voltage instability (positive [9] , or negative [10] ) due to the interface/border traps in the insulator, and the time dependent dielectric breakdown of the thin insulator [11] - [14] .
In this study we present TCAD simulation and experimental results of MIS-gated power GaN transistors to increase the threshold voltage and reduce gate leakage of emode power switching devices.
II. EXPERIMENTAL
The p-GaN/AlGaN/GaN epitaxial structures produces by MOCVD on silicon substrates were used in experiments. The structures include the GaN:Fe doped buffer layer (2 um), iGaN channel, Al 0.25 Ga 0.75 N barrier layer (10 nm) and Mgdoped p-GaN layer (60 nm) with Mg concentration of 5x10 19 cm -3 . The SiN layer (gate insulator) with thickness form 0 to 15 nm was deposited by PECVD on full wafers. Then Pd gates were directly e-beam evaporated on SiN layer. After that SiN was etched away by RIE using Pd metal as hard mask. p-GaN layer was selective etched in BCl 3 /SF 6 to form the self-aligned MIS-gate structure. After the formation of device isolation area, the low temperature (550 o C) Ta/Al based ohmic contacts are e-beam evaporated followed by 170 nm PECVD SiN. The device size is a gate length of 1 um, a gate width of 100 um and a gate-drain distance of 6 um. The source-gate separation is 1 um.
The DC parameters of the fabricated GaN transistors were measured by HP4156A Semiconductor Parameter Analyser. Fig. 1 shows a schematic view of the fabricated selfaligned MIS-gated GaN device structure. 
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The p-doped GaN layer on top of the AlGaN barrier and the GaN channel form a pin-diode, this diode gradually started turning on upon increasing positive gate bias. The top Schottky type gate contact is in reverse polarity with respect to the semiconductor-junction pin-diode. There known two different concepts to produce normallyoff GaN devices: Schottky and Ohmic p-gate devices. Panasonic [15] - [16] and FBH [17] - [19] are used the Ohmic contact to p-GaN layer, but Samsung [20] and IMEC [21] are used the W and TiN based Schottky gate contacts. A detailed investigation of the impact of gate metal on the performance of p-GaN/AlGaN/GaN transistors was presented in [22] . The authors of this study demonstrated that the work function of the gate metal has a critical impact on the electrical parameters of the devices, such as off-state leakage, forward operation current and threshold voltage. Several gate metals (Ni/Au, Ti/Au and Mo/Ti/Au) were compared, to discuss the importance of the trade-off between V th and output drain current. According the data from Fig. 7 , in this work Schottky based MIS-gated GaN transistors with different insulator layer thickness (5, 10, 15 nm) demonstrate the better V th -I dss performance.
Moreover, using MIS-gate in p-GaN transistors is possible to obtain very low on-state gate current values up to a gate voltage of 15 V (fig. 4) , which is preferred for reliability and for compability with gate drivers, that are often designed for insulated gate technologies and to lower the power consumption (i.e. high gate leakage is associated with a continuous power consumption and associated heating of the gate driver).
IV. CONCLUSIONS
High voltage enhanced mode GaN transistors is a basic element for power electronic applications. For achieving normally-off operation p-type GaN gate structures are used. The optimized epitaxial designs enable threshold voltage close to +2 V. In present work, it was shown that SiN gate insulator introduced into p-GaN gate HEMT lead to increase the threshold voltage up to +6.8 V. The threshold voltage can be controlled by changing the thickness of SiN layer. The subthreshold and on-state gate currents were decreased. Therefore, DC power loss of the input signal was decreased.
